


Taibah University		College of Computers science and Engineering
Computer Organization and Architecture COE 224		Date: Tue 23 April 2019 Time: 6:00 — 8:00
Final Exam		Total Marks: 40
Name:		ID:

Question 1

[15 Marks]

(A) Complete [5 Marks]




(1)	
(2)	
(3)	
(4)	
(5)	
(6)	
(7)	
(8)	
(9)	
(10)	

(B) [10 Marks]

Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields: the first byte contains the opcode and the remainder contains the immediate operand or an operand address.

(a) What is the maximum directly addressable memory capacity (in bytes)?	(b) How many bits are needed for the program counter and the instruction register?

How many instructions are there in the instruction set of this processor?



Question 2:**[5 Marks]**

Consider a computer system that contains an I/O module controlling a simple keyboard/printer teletype. The following registers are contained in the processor and connected directly to the system bus:

INPR: Input Register, 8 bits
OUTR: Output Register, 8 bits
FGI: Input Flag, 1 bit
FGO: Output Flag, 1 bit
IEN: Interrupt Enable, 1 bit

Keystroke input from the teletype and printer output to the teletype are controlled by the I/O module. The teletype is able to encode an alphanumeric symbol to an 8-bit word and decode an 8-bit word into an alphanumeric symbol.


(a) Describe how the processor, using the first four registers listed in this problem, can achieve I/O with the teletype.

(b) Describe how the function can be performed more efficiently by also employing IEN

Question 3:**[10 Marks]**

Consider a machine with a byte addressable main memory of 2^{16} bytes and block size of 16 bytes. Assume that a direct mapped cache consisting of 16 lines is used with this machine

(a) How is a 16-bit memory address divided into tag, line number, and byte number?	(b) Into what line would bytes with each of the following addresses be stored? 1010 1010 1010 1010
(c) How many total bytes of memory can be stored in the cache?	(d) Suppose the byte with address 0001 1010 0001 1010 is stored in the cache. What are the addresses of the other bytes stored along with it?




Question 4:**[10 Marks]**

- (a) Consider the page stream of page requests. **1, 2, 3, 4, 2, 1, 5, 6, 2, 6, 5**: Determine the **hit ratio h** for this stream using the **First in First Out (FIFO)** replacement policy, assume the main memory can hold **three pages** and initially all of them are vacant

- (b) A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count: Determine the effective **CPI**, **MIPS** rate, and **execution time** for this program.

Instruction Type	Instruction Count	Cycles per instruction
Integer arithmetic	45000	1
Data transfer	32000	2
Floating point	15000	2
Control transfer	8000	2

- (c) Given that: Cache **access time T_c** = **100 ns**, Memory **access time T_m** = **500 ns**, If the effective access time is 10% greater than the cache access time, **what is the hit ratio h** ?



A handwritten signature in blue ink, consisting of a horizontal line with a vertical line intersecting it, followed by a cursive flourish.