


Taibah University		College of Computers science and Engineering
Computer Organization and Architecture COE 224		Date: 23 April 2019
Final Exam		Total Marks: 40
Name:		ID:

Question 1

[15 Marks]


(A) Complete [5 Marks]



(B) [10 Marks]

Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields: the first byte contains the opcode and the remainder contains the immediate operand or an operand address.

(a) What is the maximum directly addressable memory capacity (in bytes)? <table border="1"> <tr> <td>Op-code</td><td>Immediate operand/ operand address</td></tr> <tr> <td>8-bit</td><td>24-bit</td></tr> </table> Address = 24-bit Memory = $2^{24} = 16 \text{ MByte}$	Op-code	Immediate operand/ operand address	8-bit	24-bit	(b) How many bits are needed for the program counter and the instruction register? PC = 24-bits IR = 8/32 bits
Op-code	Immediate operand/ operand address				
8-bit	24-bit				
How many instructions are there in the instruction set of this processor? # instructions = $2^8 = 256$ instructions					



Question 2:**[5 Marks]**

Consider a computer system that contains an I/O module controlling a simple keyboard/printer teletype. The following registers are contained in the processor and connected directly to the system bus:

INPR: Input Register, 8 bits
OUTR: Output Register, 8 bits
FGI: Input Flag, 1 bit
FGO: Output Flag, 1 bit
IEN: Interrupt Enable, 1 bit

Keystroke input from the teletype and printer output to the teletype are controlled by the I/O module. The teletype is able to encode an alphanumeric symbol to an 8-bit word and decode an 8-bit word into an alphanumeric symbol.

(a) Describe how the processor, using the first four registers listed in this problem, can achieve I/O with the teletype.

Input from the Teletype is stored in INPR. The INPR will only accept data from the Teletype when FGI=0. When data arrives, it is stored in INPR, and FGI is set to 1. The CPU periodically checks FGI. If FGI =1, the CPU transfers the contents of INPR to the AC and sets FGI to 0. When the CPU has data to send to the Teletype, it checks FGO. If FGO = 0, the CPU must wait. If FGO = 1, the CPU transfers the contents of the AC to OUTR and sets FGO to 0. The Teletype sets FGI to 1 after the word is printed

(b) Describe how the function can be performed more efficiently by also employing IEN

The process described in (a) is very wasteful. The CPU, which is much faster than the Teletype, must repeatedly check FGI and FGO. If interrupts are used, the Teletype can issue an interrupt to the CPU whenever it is ready to accept or send data. The IEN register can be set by the CPU (under programmer control)

Question 3:**[10 Marks]**

Consider a machine with a byte addressable main memory of 2^{16} bytes and block size of 16 bytes. Assume that a direct mapped cache consisting of 16 lines is used with this machine

- | <p>(a) How is a 16-bit memory address divided into tag, line number, and byte number?
 <i>Address = 16 bits w = 4 bits</i>
 <i>No. of line = $16 = 2^4$ r = 4</i>
 <i>Tag bits = $16 - 4 - 4 = 8$</i></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Tag</th> <th>Line</th> <th>Word</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">8</td> <td style="text-align: center;">4</td> <td style="text-align: center;">4</td> </tr> </tbody> </table> | Tag | Line | Word | 8 | 4 | 4 | <p>(b) Into what line would bytes with each of the following addresses be stored?
 1010 1010 1010 1010</p> <p style="color: red;">Line bits 1010
 Line number = 10</p> |
|--|---|------|------|---|---|---|--|
| Tag | Line | Word | | | | | |
| 8 | 4 | 4 | | | | | |
| <p>(c) How many total bytes of memory can be stored in the cache?
 <i>Cache size = No. of line $\times$ Block size</i>
 <i>Cache size = $2^4 \times 2^4 = 2^8 = 256$ Bytes</i></p> | <p>(d) Suppose the byte with address 0001 1010 0001 1010 is stored in the cache. What are the addresses of the other bytes stored along with it?
 0001 1010 0001 <u>0000</u> through 0001 1010 0001 <u>1111</u></p> | | | | | | |

Question 4:**[10 Marks]**

(a) Consider the page stream of page requests. 1, 2, 3, 4, 2, 1, 5, 6, 2, 6, 5: Determine the **hit ratio h** for this stream using the **First In First Out (FIFO)** replacement policy, assume the main memory can hold **three pages** and initially all of them are vacant

1	2	3	4	2	1	5	6	2	6	5		
	1	1	1	4		4	4	6	6			
	-	2	2	2		1	1	1	2			
	-	-	3	3		3	5	5	5			

- (b) A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count: Determine the effective **CPI**, **MIPS** rate, and **execution time** for this program.

Instruction Type	Instruction Count	Cycles per instruction
Integer arithmetic	45000	1
Data transfer	32000	2
Floating point	15000	2
Control transfer	8000	2

$$\text{Average CPI} = \frac{45 * 1 + 32 * 2 + 15 * 2 + 8 * 2}{100} = \frac{155}{100} = 1.55$$

$$T = I_c \times CPI \times \tau$$

$$T = 100,000 \times 1.55 \times \frac{1}{40 \times 10^6} = 3.875 \text{ ms}$$

$$MIPS = \frac{f}{CPI \times 10^6} = \frac{40 \times 10^6}{1.55 \times 10^6} = 25.8$$

- (c) Given that: Cache **access time** $T_c = 100 \text{ ns}$, Memory **access time** $T_m = 500 \text{ ns}$, If the effective access time is 10% greater than the cache access time, **what is the hit ratio h** ?

$$T_A = hT_c + (1 - h)(T_c + T_m)$$

$$110 = 100h + 600(1 - h)$$

$$1.1 = h + 6 - 6h$$

$$4.9 = 5h$$

$$h = \frac{4.9}{5} = 98\%$$