

Chapter 3

A Top-Level View of Computer Function And Interconnection – Part 01

Dr. Mostafa Elhosseini



Instruction Fetch and Execute

| Agenda

- 🌀 Intro
- 🌀 Hardwired Program
- 🌀 Program Concept
 - Control unit – Instruction Decoder
- 🌀 Computer component – Top-Level view
- 🌀 Instruction Cycle


◦ fetch ⇒ get
◦ decode
◦ Execute
fetch

🌀 Computer component – top-Level view

🌀 Instruction Cycle

- Fetch Cycle
- Execute Cycle

🌀 Program Execution Example



3

| Intro...

program - stored
concept


- virtually all contemporary computer designs are based on concepts developed by John von Neumann
- Such a design is referred to as the von Neumann architecture

RAM

concepts developed by John von Neumann

- Such a design is referred to as the von Neumann architecture and is based on three key concepts:


- Data and instructions are stored in a single read-write memory.
- The contents of this memory are addressable by location, without regard to the type of data contained there.
- Execution occurs in a sequential fashion (unless explicitly modified) from one instruction to the next.




4

Hardwired Program

process of
execution



| Program Concept




| Control Unit – Instruction Decoder


- For each operation, a unique code is provided
 - e.g., ADD, MOVE
- A hardware segment accepts the code and issues the control signals

Instruction
Decoder → dictionary

| Components

- The Control Unit and the Arithmetic and Logic Unit constitute the Central Processing Unit CPU
- Data and instructions need to get into the system and results out
 - input/output module Keyboard
- Temporary storage of code and results is needed
 - Main memory








MAR	=	Memory address register
MBR	=	Memory buffer register
I/O AR	=	Input/output address register
I/O BR	=	Input/output buffer register

9

| Instruction Cycle



- At the beginning of each instruction cycle, the processor **fetches** an instruction from memory.
- Program counter (**PC**) holds the address of the instruction to be fetched next
- Unless told otherwise, the processor always **increments** the PC after each instruction

PC = 0300H

PC = 0301H

- The fetched instruction is loaded into a register in the 

PC after each instruction

- The fetched instruction is loaded into a register in the processor known as the instruction register (IR) → IR

10


| Instruction Cycle


- Two steps:
 - Fetch → fetch
 - Execute → Decode

Fetch cycle

Execute cycle

Instruction format





11

| Instruction Cycle

- The instruction contains **bits** that specify the action the processor is to take

- The instruction contains **bits** that specify the action the processor is to take.
- The processor interprets the instruction and performs the required action.
- In general, these actions fall into four categories:
 - Processor-memory ← Data transfer Cpu, Memory
 - Processor-I/O ← Data transfer Cpu I/O
 - Data processing — Logic, Arithmetic
 - Control (circled) → Jmp

12


| Program Execution Example

. 0000

| Program Execution Example



(a) Instruction format



(b) Integer format


Sign → 1 → -ve
→ 0 → +ve

Program counter (PC) = Address of instruction
Instruction register (IR) = Instruction being executed
Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from memory
0010 = Store AC to memory
0101 = Add to AC from memory

opcode



opcode = 4 bit 0000
16 opcode 1111
bit ⇒ 12 bit
memory = 2^{12}
= 4K location
= 4K byte memory

Program Execution Example

0001 = Load AC from memory
 0010 = Store AC to memory
 0101 = Add to AC from memory

PC = 300

941 0005

+

0001
op code

1001 0100 0000
940

