

COA

Chapter 04: | Associative Mapping

Prof. Dr. Mostafa Elhosseini

<https://youtube.com/drmelhosseini>

| AGENDA

Elements of Cache Design

- Mapping Function
 - Direct
 - Associative
 - Set Associative

Cache Address


Cache Size

Cache mapping

— Direct mapping

| Associative Mapping

- Overcomes the disadvantage of direct mapping by permitting each main memory block to be loaded into any line of the cache



lines = m

| Associative Mapping


- The cache control logic interprets a **memory address** simply as a **Tag** and a **Word** field.
 - The **Tag field** uniquely identifies a block of main memory.
 - To determine **whether a block is in the cache**, the cache control logic must simultaneously examine every line's tag for a match



→ Access specific
word

2-bit $\Rightarrow$ 1-out of 4 words
4-bit $\Rightarrow$ 1-out of 16 words

| Associative Mapping



Very complex

Block
Block Size = 4 words

W

0	0
---	---

 $\Rightarrow$ Word 0

0	1
---	---

 $\Rightarrow$ Word 1
 $\downarrow$

1	1
---	---

 $\Rightarrow$ Word 3

| Associative Mapping


To Summarize: *block* *word*

- Address length: $s + w$ bits
- Number of addressable units: 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes
- Number of blocks in main memory: $\frac{2^{s+w}}{2^w} = 2^s$
- Number of lines in cache = undetermined
- Size of tag: s bits

— No field in the address corresponds to the line number

| Associative Mapping

- Cache size : 64 Kbytes. $2^{16} / 2^2 \Rightarrow \underline{\underline{2^{14}}}$ Cache line
- Block size: 4 bytes. $\Rightarrow w = 2$
- Cache is organized as $16 K = 2^{14}$ lines of 4 bytes each.
- Memory Size: 16 Mbytes, with each byte directly addressable by a 24-bit address ($2^{24} = 16 M$).
 - Main memory: 4M blocks of 4 bytes each



| Example

Memory address

16339C (hex)

Tag (leftmost 22 bits)

058CE7 (hex)

0001 0110 0011 0011 1001 1100 (binary)

0 5 8 C E 7

00 0101 1000 1100 1110 0111 (binary)

0 1 0 1 1 0 0 0 1 1 0 0 1 1 1 0 0 1 1 1


Word 0

⇒ memory Address

⇒ Tag

6-digit ⇒ 24 bit ⇒ $\frac{24}{2} \Rightarrow \underline{16 \text{ mbyte}}$

24-bit ⇒ S+W
22
Tag 2



Handwritten calculation:

$$64 \text{ kbyte} = 2^{16}$$

$$\# \text{ line} = \frac{2^{16}}{2^2} = 2^{14}$$

$$= 16 \text{ K line}$$

Handwritten calculation:

$$11 \text{ 1111 1111 1111 1111 1111} \Rightarrow 22\text{-bit} \Rightarrow 2 \Rightarrow 4 \text{ Mbyte block}$$

| Associative Mapping Pros & Cons

- With associative mapping, there is **flexibility** as to which block to replace when a new block is read into the cache.
 - Replacement algorithms are designed to maximize the hit ratio.
- Complex circuitry required to **examine the tags** of all cache lines in parallel.