



Midterm. Exam 01

Academic Year 1447 - Second Semester

Exam Information معلومات الامتحان		
Course name	تنظيم وبناء الحاسب	اسم المقرر
Course Code	COE 224	رمز المقرر
Exam Date	1 / 3 / 2026	الأحد تاريخ الامتحان
Exam Time	11:00 – 12:00	وقت الامتحان
Exam Duration	1 Hour	مدة الامتحان
Classroom No.	GF 1	رقم قاعة الاختبار
Instructor Name	Prof. Dr. Mostafa Elhosseini	اسم استاذ المقرر
Student Information معلومات الطالب		
Student's Name		اسم الطالب
ID number		الرقم الجامعي
Section No.		رقم الشعبة
Serial Number		الرقم التسلسلي

General Instructions:

تعليمات عامة:

- Your Exam consists of 2 PAGES (except this paper) (بإستثناء هذه الورقة) عدد صفحات الامتحان 2 صفحة.
- Phones and smart devices are forbidden inside the hall. يمنع استخدام الهواتف والأجهزة الذكية داخل القاعة.

هذا الجزء خاص بأستاذ المادة

This section is ONLY for instructors.

#	Course Learning Outcomes (CLOs)	Related Question (s)	Points	Final Score
1	Describe the instruction set architecture of a MIPS processor	Q1 – Part A	5	
2	Describe the organization/operation of memory and caches	Q1 – Part B	5	
3	Describe the organization/operation of Input/Output devices	Q2 – Part A	5	
4	Analyze, develop, and test MIPS assembly language programs	Q2 – Part B	5	

Question 1: Points: 10		CLO #1, 2
-------------------------------	--	------------------

Part A: Points 5 CLO #1

For **MIPS Architecture**, answer the following MCQs.

- | | |
|---|---|
| <ol style="list-style-type: none"> MIPS as a processor architecture follows which design philosophy? <ol style="list-style-type: none"> CISC RISC VLIW Harvard-only The acronym MIPS originally stood for: <ol style="list-style-type: none"> Microprocessor Integrated Processing System Microprocessor without Interlocked Pipeline Stages Memory Integrated Processing Structure Machine Instruction Processing Speed When MIPS is used as a performance metric, it stands for: <ol style="list-style-type: none"> Million Instructions Per Second | <ol style="list-style-type: none"> <ol style="list-style-type: none"> Microprocessor Integrated Performance System Maximum Internal Processing Speed Memory Instructions Per Segment Which of the following is TRUE about MIPS architecture? <ol style="list-style-type: none"> Instructions have variable length Arithmetic operations access memory directly All instructions are 32 bits long It uses only 8 registers In MIPS architecture, arithmetic operations are performed: <ol style="list-style-type: none"> Directly on memory Between registers only Only using immediate values Only on stack |
|---|---|

Part B: Points 5 CLO #2

- | | |
|--|---|
| <ol style="list-style-type: none"> A 14-bit address bus can address a maximum of _____ memory locations? <ol style="list-style-type: none"> 4K 8K 16K 64K Cache Memory acts between <ol style="list-style-type: none"> CPU and main memory RAM and ROM CPU and hard disk RAM and I/O To speed up the performance of the processor _____ is used <ol style="list-style-type: none"> Timer | <ol style="list-style-type: none"> <ol style="list-style-type: none"> Clock signal Pipelining Memory Which of the following is fastest? <ol style="list-style-type: none"> Main memory (DRAM) Cache (SRAM) Hard disk Optical disk Why is SRAM more expensive than DRAM? <ol style="list-style-type: none"> It consumes more power It requires more transistors per bit It needs refresh circuitry It is non-volatile |
|--|---|

Question 2: Points: 10		CLO #3,4
-------------------------------	--	-----------------

Part A: Points 5 CLO #3

A. Describe the three main types of buses involved in I/O communication. The three main types of buses involved in I/O communication are the address bus, data bus, and control bus. The address bus carries the address of the memory location or I/O device that the CPU wants to access. When the CPU performs an input or output operation, it places the device or memory address on the address bus to select the correct destination. The data bus carries the actual data being transferred between the CPU, memory, and I/O devices. It is bidirectional because data can move both to and from the CPU. The control bus carries control and timing signals that coordinate the operation. These signals include read, write, interrupt request, interrupt acknowledgment, and bus request signals. The control bus ensures that all components act at the correct time and in the correct direction.	B. Explain the impact of increasing the size (width) of the address bus and the data bus in a computer system. Discuss how each affects system performance and capacity. Increasing the width of the address bus increases the maximum amount of memory that the system can address. Increasing the width of the data bus increases the amount of data that can be transferred in a single clock cycle. A wider data bus improves data throughput because more bits are moved at once between the CPU, memory, and I/O devices. This can enhance system performance, particularly in memory-intensive applications.
---	--


Part B: Points 5 CLO #4

For the assembly code of the 8086 processor shown next, answer the following multiple-choice questions.

11. How many bytes does instruction at 2000:0100 occupy?	<table><tr><th>Address (Segment:Offset)</th><th>Machine Code (Hex)</th><th>Assembly Instruction</th><th></th></tr><tr><td>2000:0100</td><td>B8 34 12</td><td>MOV AX,1234H</td><td></td></tr><tr><td>2000:0103</td><td>05 10 00</td><td>ADD AX,0010H</td><td></td></tr><tr><td>2000:0106</td><td>50</td><td>PUSH AX</td><td></td></tr><tr><td>2000:0107</td><td>BB 78 56</td><td>MOV BX,5678H</td><td></td></tr><tr><td>2000:010A</td><td>03 D8</td><td>ADD BX,AX</td><td></td></tr></table>	Address (Segment:Offset)	Machine Code (Hex)	Assembly Instruction		2000:0100	B8 34 12	MOV AX,1234H		2000:0103	05 10 00	ADD AX,0010H		2000:0106	50	PUSH AX		2000:0107	BB 78 56	MOV BX,5678H		2000:010A	03 D8	ADD BX,AX	
Address (Segment:Offset)	Machine Code (Hex)	Assembly Instruction																							
2000:0100	B8 34 12	MOV AX,1234H																							
2000:0103	05 10 00	ADD AX,0010H																							
2000:0106	50	PUSH AX																							
2000:0107	BB 78 56	MOV BX,5678H																							
2000:010A	03 D8	ADD BX,AX																							
12. What is the physical address of instruction located at 2000:0100?																									
13. At which address is the instruction PUSH AX stored?																									

B. 2000:0106 C. 2000:0107 D. 2000:0108 14. Which instruction is 1 byte long? A. ADD BX,AX B. MOV BX,5678H C. INC AX D. JZ 0110H 15. If Zero Flag is set before executing instruction at 2000:010C, where will execution continue? A. 2000:010E B. 2000:010F C. 2000:0110 D. 2000:010D	2000:010C	74 02	JZ 0110H	
	2000:010E	40	INC AX	
	2000:010F	90	NOP	
	2000:0110	F4	HLT	

Best Wishes



Dr. Mostafa Elhosseini
Professor of AI – Taibah University