

Taibah University		College of Computers science and Engineering
Computer Organization and Architecture COE 224		Date: 3 March 2019
Quiz: 04 Cache Memory		Total Marks: 20
Name:		ID:

1. Consider a machine with a byte addressable main memory of 2^{16} bytes and **block size of 8 bytes**. Assume that a **Direct mapped cache** consisting of **32 lines** is used with this machine.
 - a. How is a 16-bit memory address divided into **tag**, **line number**, and **byte number**?
 - b. Into what line would byte with the address **1010 1010 1010 1010** be stored?
 - c. Suppose the byte with address **0001 1010 0001 1010** is stored in the cache. What are the addresses of the other bytes stored along with it?
 - d. How many total bytes of memory can be stored in the cache?
 - e. Why is the tag also stored in the cache?

2. Given that: Cache **access time** $T_c = 100 \text{ ns}$
Memory access time $T_m = 500 \text{ ns}$
 If the effective access time is 10% greater than the cache access time, **what is the hit ratio h** ?

